

# GigaDevice Semiconductor Inc.

# GD30LD3137x 1.2A High-accuracy, Low Noise LDO

**Datasheet** 



# **Table of Contents**

Tá	abl	le o	of Contents	2
Li	st	of	Figures	4
Li	st	of	Tables	5
1	ı	Fea	itures	6
2	4	App	olications	6
3	(	Ger	neral description	6
4	l	Dev	vice overview	7
	<b>4.</b> 1	1	Device information	7
	4.2	2	Block diagram	7
	4.3	3	Pinout and pin assignment	8
	4.4	4	Pin definitions	8
5	I	Fur	nctional description1	0
	<b>5.</b> 1	1	Output Voltage Setting1	0
	5.2 !	<b>2</b> 5.2.1		10
		5.2.2		
	5.3		Low-Noise, High-RSRR Output1	
	5.4		Power-Good Function	
	5.5	5	Soft-Start Function1	
	5.6	ô	Undervoltage Lockout (UVLO)1	2
	5.7		Power Dissipation (P <sub>D</sub> )	
6	l	Ele	ctrical characteristics1	5
	6.1	1	Absolute maximum ratings1	15
	6.2	2	Recommended Operating Conditions	15
	6.3	3	Electrical sensitivity1	6
	6.4	4	Electrical Specifications1	6
	6.5	5	Typical Characteristics1	9
7	-	Тур	oical application circuit	<u>?</u> 7
8	I	Lay	out guideline2	28
9	I	Pac	ckage information2	29

9.1	DFN8 package outline dimensions	29
9.2	Thermal characteristics	31
10	Ordering information	32
11	Revision history	33



# **List of Figures**

Figure 4-1 Block diagram for GD30LD3137x	7
Figure 4-2 GD30LD3137x DFN8 pinouts	8
Figure 5-1 Typical PG Operation	11
Figure 5-2 Typical UVLO Operation	13
Figure 7-1 Typical GD30LD3137x application circuit with adjustable resistance	27
Figure 8-1 Typical GD30LD3137x layout guideline	28
Figure 9-1 DFN8 package outline	29
Figure 9-2 DFN8 recommended footprint	30



# **List of Tables**

Table 4-1. Device information for GD30LD3137x	7
Table 4-2. GD30LD3137x DFN8 pin definitions	8
Table 5-1 Typical PG Operation Description	11
Table 5-2 Typical UVLO Operation Description	13
Table 6-1 Absolute maximum ratings	15
Table 6-2 Recommended Operating Conditions	15
Table 6-3 Electrostatic Discharge characteristics	16
Table 6-4 Electrical characteristics	16
Table 7-1 Adjusted V <sub>OUT</sub> by external feedback resistor	27
Table 9-1. DFN8 dimensions	29
Table 9-2. Package thermal characteristics <sup>(1)</sup>	31
Table 10-1 Part ordering code for GD30LD3137x devices	32
Table 11-1 Revision history	33



#### 1 Features

Input Voltage Range

With BIAS: 1.1 V to 6.5 V
 Without BIAS: 1.4 V to 6.5 V

Output Voltage Range

- 0.8 V to 5.5 V, Set by a Resistor Divider

Accurate Output Voltage Accuracy: 1%, Over Line, Load and Temperature

Ultra Low Dropout Voltage: 70 mV at 1.2A

■ Ultra High PSRR: 40 dB at 500 KHz

■ Excellent Noise Immunity

4.4 μVRMS at 0.8 V Output

- 7.7 μVRMS at 5 V Output

■ Enable Function

■ Programmable Soft-Start

Power-Good Indicator Function

## 2 Applications

■ Wireless Infrastructure: 5G AAU, 4G RRU....

Telecom/Networking Cards

Industrial Application

## 3 General description

The GD30LD3137x is a high-current, low-noise, high accuracy, low-dropout linear regulator (LDO) capable of sourcing 1.2A with extreme low dropout (max 75mV). The device output voltage is adjustable from 0.8 V to 5.5V using the external resistor divider. The device supports input supply voltage as low to 1.1 V with BIAS and as low to 1.4 V without BIAS.

The low noise, high PSRR and high output current capability makes the GD30LD3137x ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the GD30LD3137x is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function makes the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on NR/SS pin. The device is fully specified over the temperature range of  $T_J = -40$ °C to 125°C and is offered in a DFN-8L 3x3 package.



## 4 Device overview


#### 4.1 Device information

Table 4-1. Device information for GD30LD3137x

Part Number	Package	Function	Description
GD30LD3137x	DFN8(3X3)	With EN enable pin	1.2A High accuracy and Low noise

#### 4.2 Block diagram


Figure 4-1 Block diagram for GD30LD3137x





## 4.3 Pinout and pin assignment

Figure 4-2 GD30LD3137x DFN8 pinouts



#### 4.4 Pin definitions

Table 4-2. GD30LD3137x DFN8 pin definitions

Pin Name	Pins	Pin Type	Functions description
OUT	1	0	LDO output pins. A 4.7µF or greater capacitance is required for stability. Place the output capacitor as close to the device as possible. Minimize the impedance between VouT pin to load.
FB	2	Feedback voltage input. This pin is used to see desired output voltage via an external resistive.  The feedback reference voltage is 0.8V typicall	
GND	3	G	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
PG	4	0	<b>Power good indicator output</b> . An open-drain output and active high when the output voltage reaches 90% of the target. The pin is pulled to ground when the output voltage is lower than its specified threshold, EN shutdown, OCP and OTP.
BIAS	5	Р	BIAS supply voltage. This pin enables the use of low-input voltage, low-output voltage conditions (that is, $V_{IN} = 1.2 \text{ V}$ , $V_{OUT} = 1 \text{ V}$ ) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for $V_{IN} \le 2.2 \text{ V}$ . A 1µF capacitor or larger must be connected between this pin and ground. If not



Pin Name	Pins	Pin Type	Functions description
			used, this pin must be left floating or tied to ground.
NR/SS	6	I	Noise-reduction and soft-start pin. Decouple this pin to GND with an external capacitor CNR/SS can not only reduce output noise to very low levels but also slow down the rising of V <sub>OUT</sub> , providing a soft-start behavior. For low noise applications, a 10nF to 1μF C <sub>NR/SS</sub> is suggested.
EN	7	I	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have V <sub>IN</sub> and V <sub>EN</sub> sequenced in any order without causing damage to the device.  However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after V <sub>IN</sub> is present is preferred.
IN	8	Р	Supply input. A 10µF or greater capacitance is required. The capacitor should be placed as close as possible to this pin for better noise rejection.
Thermal 9 G		G	Thermal pad for better heat dissipation, always connect this pin to GND

#### Notes:

1. Type: I = input, O = output, I/O = input or output, P = power, G = Ground.



## 5 Functional description

#### 5.1 Output Voltage Setting

By using external resistors, the output voltage of GD30LD3137x is determined by the values of R1 and R2 as shown in Table 7-1 Adjusted VOUT by external feedback resistor. The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right)$$

#### 5.2 Recommended device selection

#### 5.2.1 CIN and COUT Selection

The GD30LD3137x is designed to support low-series resistance (ESR) ceramic capacitors. It is recommended to use ceramic capacitors with X7R, X5R, and C0G-rated ceramic capacitors to get good capacitive stability across different temperatures.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and the design engineer must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 4.7µF or greater output ceramic capacitor is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 10µF is highly recommended for minimal input impedance. If the trace inductance between the GD30LD3137x input pin and power supply is high, a fast load transient can cause V<sub>IN</sub> voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

## **5.2.2** Feed-Forward Capacitor (C<sub>FF</sub>)

Although a feed-forward capacitor ( $C_{FF}$ ) from the FB pin to the OUT pin is not required to achieve stability, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance  $C_{FF}$  can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled.

## 5.3 Low-Noise, High-RSRR Output

The GD30LD3137x includes a low-noise reference and error amplifier ensuring minimal noise during operation. The NR/SS capacitor (C<sub>NR/SS</sub>) and feed-forward capacitor (C<sub>FF</sub>) are




the easiest way to reduce device noise. C<sub>NR/SS</sub> filters the noise from the reference and CFF filters the noise from the error amplifier. The noise contribution from the charge pump is minimal. The overall noise of the system at low output voltages can be reduced by using a bias rail because this rail provides more headroom for internal circuitry.

The high power-supply rejection ratio (PSRR) of the GD30LD3137x ensures minimal coupling of input supply noise to the output. The PSRR performance is primarily results from a high-bandwidth, high-gain error amplifier and an innovative circuit to boost the PSRR between 200 kHz and 1 MHz.

#### 5.4 Power-Good Function

The PG circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. The PG circuit asserts whenever FB, V<sub>IN</sub>, or EN are below their thresholds. The PG operation versus the output voltage is shown in Figure 5-1, ch is described by Figure 5-1.

Figure 5-1 Typical PG Operation



**Table 5-1 Typical PG Operation Description** 

Region	EVENT	PG STATUS	FB VOLTAGE
А	Turn on	0	$V_{FB} < V_{IT(PG)} + V_{HYS(PG)}$
В	Regulation	Hi-Z	
С	Output voltage dip	Hi-Z	$V_{FB} \geq V_{IT(PG)}$
D	Regulation	Hi-Z	
Е	Output voltage dip	0	V <sub>FB</sub> < V <sub>IT(PG)</sub>
F	Regulation	Hi-Z	V <sub>FB</sub> ≥ V <sub>IT(PG)</sub>
G	Turnoff	0	V <sub>FB</sub> < V <sub>IT(PG)</sub>



The PG pin is open-drain, and connecting a pull-up resistor to an external supply enables others devices to receive Power Good as a logic signal that can be used for sequencing. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

To ensure proper operation of the PG circuit, the pull-up resistor value must be from 10 k $\Omega$  and 100 k $\Omega$ . The lower limit of 10 k $\Omega$  results from the maximum pulldown strength of the PG transistor, and the upper limit of 100 k $\Omega$  results from the maximum leakage current at the PG node. If the pull-up resistor is outside of this range, then the PG signal may not read a valid digital logic level.

#### 5.5 Soft-Start Function

The GD30LD3137x is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor (C<sub>NR/SS</sub>) on NR/SS pin. Using an external C<sub>NR/SS</sub> is recommended for general application, it is not only for the in-rush current minimization but also helps reduce the noise component from the internal reference. During the monotonic start-up procedure, the error amplifier of the GD30LD3137x tracks the voltage ramp of the external soft-start capacitor (C<sub>NR/SS</sub>) until the voltage approaches the internal reference 0.8V.

The soft-start ramp time can be calculated with equation, which depends on the soft-start charging current ( $I_{NR/SS}$ ), the soft-start capacitance ( $C_{NR/SS}$ ), and the internal reference 0.8V ( $V_{FB}$ ).

$$\mathbf{t}_{\text{SS}} = \left( \left. \mathsf{V}_{\text{NR/SS}} \times \mathsf{C}_{\text{NR/SS}} \right. \right) / \left. \mathsf{I}_{\text{NR/SS}} \right.$$


For noise-reduction, CNR/SS in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

## 5.6 Undervoltage Lockout (UVLO)

The UVLO circuits ensure that the device stays disabled before its input or bias supplies reach the minimum operational voltage range, and ensures that the device properly shuts down when either the input or bias supply collapses. Figure 5-2 and Table 5-2 explain one of the UVLO circuits being triggered to various input voltage events, assuming  $V_{EN} \geqslant V_{IH(EN)}$ .







**Table 5-2 Typical UVLO Operation Description** 

EVENT	VOUT	COMMENT		
	STATUS			
Turn on,				
V <sub>IN</sub> ≥ V <sub>UVLO_1,2(IN)</sub> and	Off	Startup		
$V_{BIAS} \ge V_{UVLO(BIAS)}$				
Regulation	On	Regulates to target V <sub>OUT</sub>		
Brown out,		The output can fall out of		
$V_{IN} \ge V_{UVLO_1,2(IN)} - V_{HYS_1,2(IN)}$	On	regulation but the device is still		
or $V_{\text{UVLO(BIAS)}} - V_{\text{HYS(BIAS)}}$		enabled		
Regulation	On	Regulates to target V <sub>OUT</sub>		
		The device is disabled and the		
		output falls because of the load		
		and active discharge circuit. The		
Brownout		device is reenabled when the		
$V_{\text{IN}} \le V_{\text{UVLO}\_1,2(\text{IN})} - V_{\text{HYS}\_1,2(\text{IN})}$	Off	UVLO fault is removed when		
or $V_{\text{BIAS}} \ge V_{\text{UVLO(BIAS)}} - V_{\text{HYS(BIAS)}}$		either the IN or BIAS UVLO rising		
		threshold is reached by the input		
		or bias voltage and a normal		
		start-up then follows.		
Regulation	On	Regulates to target V <sub>OUT</sub>		
Turnoff,		The automotification because of the		
$V_{IN} < V_{UVLO_1,2(IN)} - V_{HYS_1,2(IN)}$	Off	The output falls because of the		
or $V_{BIAS} < V_{UVLO(BIAS)} - V_{HYS(BIAS)}$		load and active discharge circuit.		
	Turn on, $V_{IN} \geq V_{UVLO\_1,2(IN)} \text{ and } V_{BIAS} \geq V_{UVLO(BIAS)}$ Regulation  Brown out, $V_{IN} \geq V_{UVLO\_1,2(IN)} - V_{HYS\_1,2(IN)}$ or $V_{UVLO(BIAS)} - V_{HYS(BIAS)}$ Regulation  Brownout $V_{IN} < V_{UVLO\_1,2(IN)} - V_{HYS\_1,2(IN)}$ or $V_{BIAS} \geq V_{UVLO\_1,2(IN)} - V_{HYS\_1,2(IN)}$ Regulation  Regulation  Turnoff, $V_{IN} < V_{UVLO\_1,2(IN)} - V_{HYS\_1,2(IN)}$	Turn on,  Vin ≥ Vuvlo_1,2(in) and  VBIAS ≥ Vuvlo(BIAS)  Regulation  On  Brown out,  Vin ≥ Vuvlo_1,2(in) -Vhys_1,2(in)  Or Vuvlo(BIAS) — Vhys(BIAS)  Regulation  On  On  Or Vuvlo_1,2(in) - Vhys_1,2(in)  Or Vin < Vuvlo_1,2(in) - Vhys_1,2(in)  Or Vbias ≥ Vuvlo(Bias) — Vhys(Bias)  Regulation  Off  Off  Turnoff,  Vin < Vuvlo_1,2(in) - Vhys_1,2(in)  Off		

Similar to many other LDOs with this feature, the UVLO circuits take a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLO to assert for a short time; however, the UVLO circuits do not have enough stored



energy to fully discharge the internal circuits inside of the device. When the UVLO circuits are not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum VIN.

#### 5.7 Power Dissipation (P<sub>D</sub>)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

Power dissipation in the regulator depends on the input-to-output voltage difference and load conditions.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$

 $V_{\text{IN}} \times I_{\text{GND}}$  represents the static power consumption of the LDO, the value is relatively small and can be ignored. An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature  $(T_J)$  for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(\theta_{JA})$  of the combined PCB, device package, and the temperature of the ambient air  $(T_A)$ .

$$\begin{aligned} T_{J} &= T_{A} + \theta_{JA} \times P_{D} \\ I_{OUT} &= \left(T_{J} - T_{A}\right) / \left[\theta_{JA} \times \left(V_{IN} - V_{OUT}\right)\right] \end{aligned}$$



## 6 Electrical characteristics

#### 6.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 6-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit			
Valtaga	IN, BIAS, PG, EN, OUT	-0.3	7.0	V			
Voltage	NR/SS, FB	-0.3	3.6	V			
Current	OUT	Internally limited		А			
	PG(sink current into device)	_	5	mA			
Thermal characteristics							
TJ	Operating junction temperature	-55	150	°C			
T <sub>stg</sub>	Storage temperature	-65	150	°C			

## 6.2 Recommended Operating Conditions

**Table 6-2 Recommended Operating Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit
Vin	Input voltage range	1.1	_	6.5	V
V <sub>BIAS</sub>	Bias supply voltage range	3.0		6.5	V
Vouт	Output voltage range	0.8	_	5.5	V
Ven	Enable Voltage range	0	_	Vin	V
Іоит	Output current	0	_	1.2	А
C <sub>IN</sub>	Input capacitor	_	10	_	uF
Соит	Output capacitor	_	4.7		uF
R <sub>PG</sub>	Power-good pull-up resistance	10	_	100	kΩ

Symbol	Parameter	Min	Тур	Max	Unit
C <sub>NR/SS</sub>	NR/SS capacitor	_	10		nF
Cff	Feed-forward capacitor	_	10	_	nF
R <sub>1</sub>	Adjustable resistance in FB network	_	12.1	_	kΩ
R <sub>2</sub>	Adjustable resistance in FB network	_	_	160	kΩ
TJ	Operating junction temperature	-40	_	125	$^{\circ}$

## 6.3 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample.

**Table 6-3 Electrostatic Discharge characteristics** 

Symbol	Parameter	Conditions	Value	Unit
\/	Electrostatic discharge	T <sub>A</sub> = 25 °C;	±2000	\/
VESD(HBM)	voltage (human body model)	JS-001-2017	±2000	V
V	Electrostatic discharge	T <sub>A</sub> = 25 °C;	.1000	W
V <sub>ESD(CDM)</sub>	voltage (charge device model)	JS-002-2018	±1000	V

## 6.4 Electrical Specifications

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to  $125^{\circ}$ C), Typical values are at T<sub>J</sub> =  $25^{\circ}$ C.  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT}$  (TARGET) + 0.4 V,  $V_{BIAS}$ =OPEN,  $V_{OUT}$  (TARGET) = 0.8 V,  $V_{OUT}$  connected to 50  $\Omega$  to GND,  $V_{EN}$  = 1.1 V,  $C_{IN}$  = 10  $\mu$ F,  $C_{OUT}$  = 47  $\mu$ F,  $C_{NR/SS}$  = 0 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to OUT with  $100k\Omega$ , unless otherwise noted.

**Table 6-4 Electrical characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	Input Range	_	1.1	_	6.5	٧
V <sub>BIAS</sub>	BIAS Range	V <sub>IN</sub> = 1.1 V	3.0	_	6.5	V
$V_{FB}$	Feedback	_		0.8	_	V
V FB	Voltage			0.0		V
V <sub>NR/SS</sub>	NR/SS pin		_	0.8	l	V
V NR/SS	Voltage					V
V. n. n. a	UVLO1 with	V. riging with Vous = 2.0 V		1.00	1.085	V
Vuvlo1(IN)	BIAS	$V_{IN}$ rising with $V_{BIAS} = 3.0 \text{ V}$	_	1.00	1.000	V
V. 1. 2	UVLO1	V <sub>BIAS</sub> = 3.0 V		300		mV
V <sub>HYS1(IN)</sub>	hysteresis With	VBIAS = 3.0 V		300	_	mv




Cumbal	Doromotor	ameter Conditions					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	BIAS						
V <sub>UVLO2(IN)</sub>	UVLO2 without	V <sub>IN</sub> rising	_	1.33	1.39	V	
	BIAS	-					
	UVLO2					.,	
V <sub>HYS2(IN)</sub>	hysteresis	_	_	230	_	mV	
	without BIAS						
Vuvlo(bias)	UVLO(BIAS)	V <sub>BIAS</sub> rising, V <sub>IN</sub> = 1.1 V	<u> </u>	2.72	2.9	V	
	UVLO(BIAS)						
V <sub>H</sub> YS(BIAS)	hysteresis With	V <sub>IN</sub> = 1.1 V	_	250	_	mV	
	BIAS						
	Output Voltage	Using external resistors	0.8	_	5.5	V	
Vouт	Range		-1%		+1%		
	Output Accuracy	$V_{IN} = V_{OUT} + 0.3 V,$	-1	_	1	%	
		0.8 V ≤ V <sub>OUT</sub> ≤ 5 V					
$\triangle V_{OUT} /$	Line Regulation	$I_{OUT} = 5 \text{ mA},$	_	_ 0.07	_	mV/V	
$\triangle V_{IN}$		1.4 V ≤ V <sub>IN</sub> ≤ 6.5 V					
$\triangle V_{OUT} /$	Load Regulation	5 mA ≤ I <sub>OUT</sub> ≤ 1.2 A	_	0.08	_	mV/A	
△lout	<u> </u>						
	Dropout Voltage	$V_{IN} = 1.4 \text{ V}, I_{OUT} = 1.2 \text{ A},$	_	60	120	mV	
		V <sub>FB</sub> = 0.8 V – 3%					
$V_{DROP}$		$V_{IN} = 5.4 \text{ V}, I_{OUT} = 1.2 \text{ A},$	_	70	150	mV	
		$V_{FB} = 0.8 \text{ V} - 3\%$					
		$V_{IN} = 1.1 \text{ V}, V_{BIAS} = 5 \text{ V},$	_	50	100	mV	
		$I_{OUT} = 1.2 \text{ A}, V_{FB} = 0.8 \text{ V} - 3\%$					
I <sub>LIM</sub>	Output Current	Vout = 90% * Vout(target)	1.8	2.1	2.4	А	
	Limit	$V_{IN} = V_{OUT(TARGET)} + 400 \text{ mV}$	1.0		2		
I <sub>sc</sub>	Short-Circuit	$R_{LOAD} = 20 \text{ m}\Omega$	_	_ 1.2	2	Α	
	Current Limit						
		$Vin = 6.5 V$ , $I_{OUT} = 5 mA$	_	3.0	4.2	mA	
I <sub>GND</sub>	Ground Pin	Vin = 1.4 V, I <sub>OUT</sub> = 1.2 A	<u> </u>	4.2	5.5	mA	
	Current	Shutdown, PG = OPEN,	_	_	25	uA	
		$V_{IN} = 6.5 \text{ V}, V_{EN} = 0.5 \text{ V}$					
I <sub>BIAS</sub>	BIAS Pin	$V_{IN} = 1.1 \text{ V}, V_{BIAS} = 6.5 \text{ V},$		_ 3.0	4.2	mA	
-51/10	Current	Vout = 0.8 V, lout = 1.2 A					
I <sub>EN</sub>	EN Pin Current	$V_{IN} = 6.5 \text{ V}, V_{EN} = 0 \text{ V}$	-0.1	_	0.1	uA	
		and 6.5 V			<b></b>	<b>3.7</b> 1	
V <sub>EN_</sub> H	EN Pin	_	1.1	_	6.5	V	
▼ LIV_I I	High-Level				0.0	v	
V <sub>EN_L</sub>	EN Pin	_	0	0 –	0.5	V	
▼ EIN_L	Low-Level				0.0	, v	
V <sub>IT(PG)</sub>	PG Pin	PG Pin For falling Vout		89%	93%	V	
V 11 (PG)	Threshold			*Vout *Vout	*V <sub>OUT</sub>	v	
		·					



Symbol	Parameter	Conditio	Min		Max	Unit	
Зунион		Conditio	1112	IVIIII	Тур	IVIAX	Offic
V <sub>HYS_PG</sub>	PG Pin Hysteresis	For rising Vout		_	2% *V <sub>оит</sub>	_	V
$V_{PG\_L}$	PG Pin Low-Level output Voltage	V <sub>OUT</sub> < V <sub>IT(PG)</sub> , I <sub>PG</sub> = -1 mA		_	_	0.1	V
I <sub>PG_LK</sub>	PG Pin Low-leakage Current	$V_{OUT} > V_{IT(PG)}$ , $V_{PG} = 6.5 \text{ V}$		_	_	1	uA
I <sub>NR/SS</sub>	NR/SS Pin Charging Current	V <sub>IN</sub> = GND,V <sub>IN</sub> = 6.5 V		4	7.2	9	uA
I <sub>FB</sub>	FB Pin leakage Current	V <sub>IN</sub> = 6.5	V	-100	_	100	nA
			f =10 KHz, V <sub>OUT</sub> =0.8 V V <sub>BIAS</sub> = 5 V	_	42	_	dB
PSRR	Power Supply Ripple Rejection	$V_{\text{IN-VOUT}} = 0.4 \text{ V}$ $I_{\text{OUT}} = 1.2 \text{ A}$ $C_{\text{NR/SS}} = 100 \text{ nF}$ $C_{\text{FF}} = 10 \text{ nF}$	f = 500KHz, Vout = 0.8 V	_	39	_	dB
		Соит= 47uF//10uF//10uF	f =10 KHz, Vout = 5 V	_	40	_	dB
		H	f = 500 KHz, V <sub>OUT</sub> = 5 V		25	_	dB
Vn	Output Noise Voltage	BW = 10 Hz to 100 KHz, Vin = 1.1 V Vout = 0.8 V, VBIAS = 5 V, IOUT = 1.2 A, CNR/SS = 100 nF, CFF = 10 nF COUT = 47 uF//10 uF//10 uF		_	4.4	_	uV <sub>RMS</sub>
		BW = 10 Hz to Vout= 5.0 V, lou C <sub>NR/SS</sub> = 100 nF, ( Cout = 47 uF//10	or = 1.2 A, C <sub>FF</sub> = 10 nF	_	7.7	_	uV <sub>RMS</sub>
T <sub>SD</sub>	Thermal Shutdown	Shut down, tem increasir		_	160	_	° C
	Threshold	Reset, temperature increasing		_	140	_	° C




at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)




VIN = 1.1 V, VOUT = 0.8 V, VBIAS = 5 V,  $COUT = 47~\mu F \parallel 10~\mu F, CNR/SS = 10~nF, CFF = 10~nF$ 

#### PSRR vs Frequency and V<sub>IN</sub> with Bias




VIN = 1.4 V, IOUT = 1 A,  $COUT = 47 \text{ } \mu\text{F} \text{ } || 10 \text{ } \mu\text{F, CNR/SS} = 10 \text{ nF, CFF} = 10 \text{ nF}$  PSRR vs Frequency and VBIAS




VIN = VOUT + 0.3 V, VBIAS = 5 V, IOUT = 100 IIA,  $COUT = 47 \text{ } \mu\text{F} \text{ } || 10 \text{ } \mu\text{F, CNr/sS} = 10 \text{ } \text{nF, CFF} = 10 \text{ } \text{nF}$ 

#### PSRR vs Frequency and Vout with Bias




VBIAS = 5 V, IOUT = 1.2A,  $COUT = 47 \text{ } \mu\text{F } || 10 \text{ } \mu\text{F, CNR/SS} = 10 \text{ } n\text{F, CFF} = 10 \text{ } n\text{F}$ 

#### PSRR vs Frequency and V<sub>IN</sub> with Bias



 $\label{eq:lout} \mbox{ IOUT = 1 A,}$   $\mbox{COUT = 47 } \mu \mbox{F} \parallel \mbox{10 } \mu \mbox{F, CNr/ss} = 10 \mbox{ nF, CFF} = 10 \mbox{ nF,}$   $\mbox{ PSRR vs Frequency and V}_{\mbox{IN}}$ 




 $Vout = 3.3V, \ lout = 1.2 \ A$   $Cout = 47 \ \mu F \ || \ 10 \ \mu F \ || \ 10 \ \mu F, \ Cnr/ss = 10 \ nF, \ Cff = 10 \ nF$ 

PSRR vs Frequency and V<sub>IN</sub> for V<sub>OUT</sub> = 3.3V




at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)




VIN =1.3 V, VBIAS = 5 V, VOUT = 1.0V, IOUT = 1.2 A CNR/SS = 10 nF, CFF = 10 nF

#### PSRR vs Frequency and Cout




VIN = VOUT + 0.3 V and VBIAS = 5 V for VOUT  $\leq$  2.2 V, IOUT = 1.2 A, COUT = 47  $\mu$ F || 10  $\mu$ F, CNR/SS = 10 nF, CFF = 10 nF,

#### **Output Noise vs Frequency and Output Voltage**




VIN = 1.1V, VBIAS = 5 V, VOUT = 0.8 V, IOUT = 1.2 A, COUT = 47  $\mu$ F || 10  $\mu$ F, CFF = 10 nF,

Output Noise vs Frequency and C<sub>NR/SS</sub>




VIN =1.3 V, VOUT = 1.0V, IOUT = 1.2 A COUT = 47  $\mu$ F || 10  $\mu$ F, CNR/SS = 10 nF, CFF = 10 nF

#### **PSRR vs Frequency and BIAS**



VIN = 1.1V, VBIAS = 5 V, VOUT = 0.8 V, IOUT = 1.2 A,  $Cout = 47~\mu F \mid\mid 10~\mu F,~CNR/SS = 10~nF,$ 

#### Output Noise vs Frequency and CFF




IOUT = 1.2 A,

COUT = 47 µF || 10 µF, CNR/SS = 10 nF, CFF = 10 nF,

**Output Noise vs Frequency and Input Voltage** 




at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)






at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)






at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)






at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)







at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)





at TA = 25°C,  $V_{IN}$  = 1.4 V or  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.4 V (whichever is greater),  $V_{BIAS}$  = OPEN,  $V_{OUT(NOM)}$  = 0.8 V,  $V_{EN}$  = 1.1 V,  $C_{OUT}$  = 47  $\mu$ F|| 10  $\mu$ F,  $C_{NR/SS}$  = 10 nF,  $C_{FF}$  = 0 nF, and PG pin pulled up to  $V_{IN}$  with 100  $k\Omega$  (unless otherwise noted)







# 7 Typical application circuit

Figure 7-1 Typical GD30LD3137x application circuit with adjustable resistance





Table 7-1 Adjusted V<sub>OUT</sub> by external feedback resistor

V 00	External Feedback Resistor				
<b>V</b> оит <b>(V)</b>	R1 (kΩ)	R2(kΩ)			
0.80	0	NC			
0.90	12.1	97.6			
1.00	12.1	48.7			
1.10	12.1	32.4			
1.20	12.1	24.3			
1.50	12.1	13.7			
1.80	12.1	9.76			
1.90	12.1	8.87			
2.50	12.1	5.76			
2.85	12.1	4.75			
3.00	12.1	4.42			
3.30	12.1	3.83			
3.60	12.1	3.48			
4.50	12.1	2.61			
5.00	12.1	2.32			
5.20	20 12.1 2.2				
5.50	12.1	2.06			



## 8 Layout guideline

Figure 8-1 Typical GD30LD3137x layout guideline



#### Notes:

- 1. The capacitor  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  should be placed on the top layer to reduce parasitic parameters.
- 2. All capacitors are as close as possible to the corresponding pins of the LDO.

.



# 9 Package information

# 9.1 DFN8 package outline dimensions

Figure 9-1 DFN8 package outline





Table 9-1. DFN8 dimensions

Symbol	Min	Nom	Max		
Α	0.70	0.75	0.80		
A1	0	0.02	0.05		
b	0.20	0.25	0.30		
С		0.203REF			
D	2.90	3.00	3.10		
D2	2.35	2.45	2.55		
E	2.90	3.00	3.10		
E2	1.50	1.60	1.70		
е		0.50BSC			
h	0.20	0.25	0.30		
K	0.30REF				
L	0.35	0.40	0.45		
Nd	1.50BSC				

(Original dimensions are in millimeters)



Figure 9-2 DFN8 recommended footprint



(Original dimensions are in millimeters)



#### 9.2 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "O". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ<sub>JA</sub>: Thermal resistance, junction-to-ambient.

Θ<sub>JB</sub>: Thermal resistance, junction-to-board.

Θ<sub>JC</sub>: Thermal resistance, junction-to-case.

Ψ<sub>JB</sub>: Thermal characterization parameter, junction-to-board.

 $\Psi_{JT}$ : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$ 

 $\Theta_{JB} = (T_J - T_B)/P_D$ 

 $\Theta_{JC} = (T_J - T_C)/P_D$ 

Where,  $T_J$  = Junction temperature.

 $T_A$  = Ambient temperature

T<sub>B</sub> = Board temperature

T<sub>C</sub> = Case temperature which is monitoring on package surface

P<sub>D</sub> = Total power dissipation

 $\Theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\Theta_{JA}$  can be considerate as better overall thermal performance.  $\Theta_{JA}$  is generally used to estimate junction temperature.

 $\Theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\Theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\Theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 9-2. Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
Θја	Natural convection, 2S2P PCB	DFN8	74.9	°C/W
Ојв	Cold plate, 2S2P PCB	DFN8	31.8	°C/W
Олс	Cold plate, 2S2P PCB	DFN8	36.7	°C/W
$\Psi_{JB}$	Natural convection, 2S2P PCB	DFN8	31.8	°C/W
$\Psi_{JT}$	Natural convection, 2S2P PCB	DFN8	2.60	°C/W

<sup>(1)</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# 10 Ordering information

Table 10-1 Part ordering code for GD30LD3137x devices

Ordering Code	Package	Package Type	Packing Type	MOQ	Temperature Junction Range
GD30LD3137WETR	DFN8(3X3)	Green	Tape&Reel	3000	-40°C to +125°C



# 11 Revision history

Table 11-1 Revision history

Revision No.	Description	Date
1.0	Initial Release	2023



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. Unless otherwise expressly specified in the datasheet of the Product, the Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 GigaDevice - All rights reserved